Clock gating

Technique used in synchronous circuits for reducing dynamic power dissipation, by adding more logic to a circuit to prune the clock tree (disabling portions of the circuitry so that the flip-flops in them do not have to switch states)

In computer architecture, clock gating is a popular power management technique used in many synchronous circuits for reducing dynamic power dissipation (a significant source of power dissipation in digital designs), by removing the clock signal when the circuit, or a subpart of it, is idle. Clock gating saves power by pruning part of the clock tree distribution, at the cost of adding more logic to a circuit.

Nº Q590170 ★★

Incomum · Saberes

Clock gating

Technique used in synchronous circuits for reducing dynamic power dissipation, by adding more logic to a circuit to prune the clock tree (disabling portions of the circuitry so that the flip-flops in them do not have to switch states)

Texto em inglês

In computer architecture, clock gating is a popular power management technique used in many synchronous circuits for reducing dynamic power dissipation (a significant source of power dissipation in digital designs), by removing the clock signal when the circuit, or a subpart of it, is idle. Clock gating saves power by pruning part of the clock tree distribution, at the cost of adding more logic to a circuit.

Último preço

—

Preço mínimo

—

Mediana 7 d

—

Vendas 30 d

0

Faixa 30 d

—

Em circulação

0

Cotação

Ver tabela
Datamediana MínMáxvendas

Histórico de vendas

Última venda
—
Média 30 d
—
Mínima 30 d
—
Máxima 30 d
—
Vendas 7 d
0
Vendas 30 d
0

Ainda sem vendas.

Vendas anônimas: sem comprador nem vendedor. Os números contam só vendas entre jogadores.

Na Wikipédia

Texto em inglês Ainda não há artigo no seu idioma: trecho em inglês.

In computer architecture, clock gating is a popular power management technique used in many synchronous circuits for reducing dynamic power dissipation (a significant source of power dissipation in digital designs), by removing the clock signal when the circuit, or a subpart of it, is idle. Clock gating saves power by pruning part of the clock tree distribution, at the cost of adding more logic to a circuit. Pruning the clock turns off portions of the circuitry so that the flip-flops in them do not switch state, as switching the state consumes power. When not switched, the switching power consumption is reduced. This technique is particularly effective in systems with significant idle time or predictable periods of inactivity within specific modules.

Texto: Wikipédia em inglês, CC BY-SA 4.0. · Imagem: Shinaimm (CC BY-SA 4.0) ·

Cartas próximas

Ver a ficha

Confirmação