ARC (processor)
Family of RISC-based computer processors
Argonaut RISC Core (ARC) is a family of 32-bit and 64-bit reduced instruction set computer (RISC) central processing units (CPUs) originally designed by ARC International. ARC processors are configurable and extensible for a wide range of uses in system on a chip (SoC) devices, including storage, digital home, mobile, automotive, and Internet of things (IoT) applications.
Nº Q22041439 ★
Comum · Literatura
ARC (processor)
Family of RISC-based computer processors
Argonaut RISC Core (ARC) is a family of 32-bit and 64-bit reduced instruction set computer (RISC) central processing units (CPUs) originally designed by ARC International. ARC processors are configurable and extensible for a wide range of uses in system on a chip (SoC) devices, including storage, digital home, mobile, automotive, and Internet of things (IoT) applications.
Na Wikipédia
Texto em inglês Ainda não há artigo no seu idioma: trecho em inglês.
Argonaut RISC Core (ARC) is a family of 32-bit and 64-bit reduced instruction set computer (RISC) central processing units (CPUs) originally designed by ARC International. ARC processors are configurable and extensible for a wide range of uses in system on a chip (SoC) devices, including storage, digital home, mobile, automotive, and Internet of things (IoT) applications. They have been licensed by more than 200 organizations and are shipped in more than 1.5 billion products per year. ARC processors employ the 16-/32-bit ARCompact compressed instruction set instruction set architecture (ISA) that provides good performance and code density for embedded and host SoC applications.
Texto: Wikipédia em inglês, CC BY-SA 4.0. ·
Cartas próximas
-
RISC OS
Sistema operativo
Nº Q1202514 ★★
Sem ofertas
-
Arquitetura ARM
Nº Q16980 ★★★★
Sem ofertas
-
Acorn Archimedes
Nº Q41357 ★★
Sem ofertas
-
DEC Alpha
Nº Q858065 ★★★
Sem ofertas
-
Clipper architecture
32-bit RISC-like computing architecture
Nº Q304443 ★★
Sem ofertas
-
RISC
Nº Q189376 ★★★
Sem ofertas