Interrupt request
Hardware signal sent to a processor to interrupt a running program and handle input
In an IBM PC-compatible computer, an interrupt request (or IRQ) is a hardware signal sent to the processor that temporarily stops a running program and allows a special program, an interrupt handler, to run instead. Hardware interrupts are used to handle events such as receiving data from a modem or network card, key presses, or mouse movements.
Nº Q1144586 ★
Común · Saberes
Interrupt request
Hardware signal sent to a processor to interrupt a running program and handle input
In an IBM PC-compatible computer, an interrupt request (or IRQ) is a hardware signal sent to the processor that temporarily stops a running program and allows a special program, an interrupt handler, to run instead. Hardware interrupts are used to handle events such as receiving data from a modem or network card, key presses, or mouse movements.
Último precio
—
Precio mínimo
—
Mediana 7 d
—
Ventas 30 d
0
Rango 30 d
—
En circulación
0
Cotización
mediana
mín – máx
ventas
Sin ventas en el periodo
Ver tabla
| Fecha | mediana | Mín | Máx | ventas |
|---|
Historial de ventas
- Última venta
- —
- Media 30 d
- —
- Mínimo 30 d
- —
- Máximo 30 d
- —
- Ventas 7 d
- 0
- Ventas 30 d
- 0
Aún no hay ventas.
Ventas anónimas: sin comprador ni vendedor. Las cifras solo cuentan ventas entre jugadores.
En Wikipedia
Texto en inglés Aún no hay artículo en tu idioma: extracto en inglés.
In an IBM PC-compatible computer, an interrupt request (or IRQ) is a hardware signal sent to the processor that temporarily stops a running program and allows a special program, an interrupt handler, to run instead. Hardware interrupts are used to handle events such as receiving data from a modem or network card, key presses, or mouse movements. Interrupt lines are often identified by an index with the format of IRQ followed by a number. For example, on the Intel 8259 family of programmable interrupt controllers (PICs) there are eight interrupt inputs commonly referred to as IRQ0 through IRQ7. In x86 based computer systems that use two of these PICs, the combined set of lines are referred to as IRQ0 through IRQ15. Technically these lines are named IR0 through IR7, and the lines on the ISA bus to which they were historically attached are named IRQ0 through IRQ15 (although historically as the number of hardware devices increased, the total possible number of interrupts was increased by means of cascading requests, by making one of the IRQ numbers cascade to another set or sets of numbered IRQs, handled by one or more subsequent controllers). Newer x86 systems integrate an Advanced Programmable Interrupt Controller (APIC) that conforms to the Intel APIC Architecture. Each Local APIC typically support up to 255 IRQ lines, with each I/O APIC typically support up to 24 IRQ lines. During the early years of personal computing, IRQ management was often of user concern. With the introduction of plug and play devices this has been alleviated through automatic configuration.
Texto: Wikipedia en inglés, CC BY-SA 4.0. · Imagen: Rhoam (CC BY-SA 4.0) ·
Cartas cercanas
-
Entrada (informática)
En teoría de la información, información recibida en un mensaje
Nº Q1125955 ★★
Sin ofertas
-
P
Petición-respuesta
Método por el que las computadoras se comunican entre sí
Nº Q7314785 ★★
Sin ofertas
-
I
INT (x86 instruction)
X86 instruction
Nº Q4041439 ★★
Sin ofertas
-
Licitación
Licitación pública
Nº Q837379 ★★★
Sin ofertas
-
I3C (bus)
Serial bus
Nº Q55621562 ★
Sin ofertas
-
E
Event (computing)
Computing operation that can be recognized and handled by software
Nº Q3291944 ★
Sin ofertas